

2-14-00

A

THE ASSISTANT COMMISSIONER FOR PATENTS  
Box PATENT APPLICATION  
Washington, D.C. 20231

[Client ref. 56115534-118128]

02/11/00

02/11/00  
U.S. PTO  
09/502882

Transmitted herewith for filing is the patent application of Inventor(s) **Dhritiman BANERJEE, Giorgio GIARETTA, Anthony Lodovico LENTINE and Ted Kirk WOODWARD**

Entitled: **PROPAGATION AND DETECTION OF FAULTS IN A MULTIPLEXED COMMUNICATION SYSTEM**

Enclosed are:

- ☒ 12 sheets of specification and 5 sheet(s) of drawing(s).
- ☒ An Assignment of the invention to Lucent Technologies, Inc. and an Assignment Recordation cover sheet.
- ☐ A verified statement to establish small entity status under 37 C.F.R. §§ 1.9 and 1.27.
- ☒ An executed declaration/power of attorney.
- ☐ An Information Disclosure Statement and form PTO-1449.
- ☐ Other

jc135 U.S. PTO  
09/502882  
02/11/00

The filing fee has been calculated as shown below:

|  | (Col. 1)  | (Col. 2)  |  | SMALL | ENTITY |           | OTHER THAN A |
|--|-----------|-----------|--|-------|--------|-----------|--------------|
| FOR:   | NO. FILED | NO. EXTRA |  | RATE  | FEE    |           | SMALL ENTITY |
| BASIC FEE  |           |           |  |       | \$     | <u>OR</u> | \$690        |
| TOTAL CLAIMS   | 12 -20 =  | * 0       |  | x 9   | \$     | <u>OR</u> | x 18 \$ 0    |
| INDEP CLAIMS   | 3 -3 =    | * 0       |  | x 39  | \$     | <u>OR</u> | x 78 \$ 0    |
| MULTIPLE DEPENDENT CLAIM PRESENTED                                   |           |           |  | x 130 | \$     | <u>OR</u> | x 260 \$     |
| * If the difference in Col. 1 is less than zero, enter "0" in Col. 2 |           |           |  | TOTAL | \$     | <u>OR</u> | TOTAL \$690  |

☒ Please charge Deposit Account No. **12-2325** in the amount of **\$690.00** to cover the filing fee and the amount of **\$40.00** to cover the Assignment recordation fee. The Commissioner is also hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. **12-2325**. A duplicate copy of this sheet is enclosed.

- ☒ Any additional filing fees required under 37 C.F.R. § 1.16.
- ☒ Any patent application processing fees under 37 C.F.R. § 1.17.

☐ A check to cover the filing fee is enclosed.

☒ The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. **12-2325**. A duplicate copy of this sheet is enclosed.

- ☒ Any patent application processing fees under 37 C.F.R. § 1.17.
- ☐ The issue fee set in 37 C.F.R. § 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 C.F.R. § 1.311(b).
- ☒ Any filing fees under 37 C.F.R. § 1.16 for presentation of extra claims.

Respectfully Submitted,

*Victor DeVito*  
Victor DeVito [Reg. No. 36,325]  
BAKER & MCKENZIE  
805 THIRD AVENUE  
NEW YORK, N.Y. 10022  
212-751-5700

Date: February 11, 2000

EXPRESS MAIL NO.: EJ455634485US

**TRANSMITTAL LETTER**

Case Docket No. 56115534-118128

In re Application of: BANERJEE, et al.  
Serial Number: NOT YET KNOWN  
Filing Date: February 11, 2000  
Title: PROPAGATION AND DETECTION OF FAULTS  
IN A MULTIPLEXED COMMUNICATION SYSTEM

Assistant Commissioner for Patents  
Box PATENT APPLICATION  
Washington, D.C. 20231

**EXPRESS MAIL CERTIFICATE OF MAILING**

Dated: February 11, 2000


CERTIFICATE OF MAILING BY EXPRESS MAIL


I hereby certify that this correspondence is being deposited with the United States Postal Service as "Express Mail Post Office to Addressee" service under 37 CFR § 1.10 on the date indicated below and is addressed to Assistant Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit: February 11, 2000

Express Mail mailing label number EJ435684485US

Date: February 11, 2000

  
\_\_\_\_\_  
Victor DeVito  
Reg. No.: 36,325  
Baker & McKenzie  
805 Third Avenue  
New York, New York 10022  
(212) 751-5700

 2/11/00  
\_\_\_\_\_  
Victor DeVito

[56115534/118128]

*Application*

*For*

*United States Letters Patent*

**To all whom it may concern:**

Be it known that We,

Dhritiman Banerjee,  
Giorgio Giaretta,  
Anthony Lodovico Lentine and  
Ted Kirk Woodward

have invented certain new and useful improvements in

**PROPAGATION AND DETECTION OF FAULTS IN A  
MULTIPLEXED COMMUNICATION SYSTEM**

of which the following is a full, clear and exact description:

Victor DeVito  
Reg. No. 36,325  
Baker & McKenzie  
805 Third Avenue  
New York, NY 10022

**PROPAGATION AND DETECTION OF FAULTS  
IN A MULTIPLEXED COMMUNICATION SYSTEM**

CROSS-REFERENCES TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 60/124,293, filed March 12, 1999, and is related to U.S. Patent Application No. \_\_\_\_\_ (Attorney Docket No. 56115534.118125, Case Name: Giaretta 2-28-22-28-16), entitled "Bit Multiplexing of Packet-Based Channels" and U.S. Patent Application No. \_\_/\_\_\_\_,\_\_\_\_, (Attorney Docket No. 11813, Case Name Fields 2-29-24-18), entitled "DATA FLOW SYNCHRONIZATION AND ORDERING" .

FIELD OF THE INVENTION

The present invention is directed to digital communications. More particularly, the present invention is directed to propagation and detection of faults in a digital communication system.

BACKGROUND OF THE INVENTION

As the volume of digital data sent over communication lines rapidly grows, there is continuous need for high bandwidth

communication links. One specific need is for 10 Gb/s capacity links for enterprise networks to transmit packet-based data such as Ethernet data. However, there is not a generally available data link supporting Ethernet packet transmission at 10 Gb/s data rates because there are no enterprise switching and routing products that can support 10 Gb/s Ethernet interfaces at this time.

Presently, statistical multiplexing on a packet-by-packet basis multiplexes lower-rate channels in a local area network ("LAN") environment. For example, in LAN switches, Ethernet frames are multiplexed onto a higher-speed port frame-by-frame. Although the framing structure is usually preserved, Ethernet frames of different rate (e.g., 10/100/1000 Mb/s) have different encoding standards, requiring decoding and coding before and after multiplexing.

Other multiplexing techniques are possible that do not require a new standard because they involve combining or "trunking" of multiple links to a link of higher aggregate capacity. One example is "Etherchannel" that uses multiple pairs of wires or fibers that behave like a single data link of higher capacity. A different multiplexing scheme that is more efficient in its use of wiring is the wavelength-division-multiplexing ("WDM") of individual data links onto a single

optical fiber using different wavelengths. Similarly, time-

Document #7028535 - 2 - Docket No. 56115534/118128



present invention, the multiplexing may be performed on a bit by bit basis. When the system detects a loss of signal in one of the Gigabit Ethernet links, a signal loss code insert is generated. The system then multiplexes the signal loss code insert with the data packets.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a high speed multiplexing system in accordance with one embodiment of the present invention.

Fig. 2 is a more detailed block diagram of the high speed multiplexing system in accordance with one embodiment of the present invention.

Fig. 3 illustrates a block diagram of a system in accordance with one embodiment of the present invention that overcomes various timing problems.

Fig. 4 is a detailed block diagram for one input line of the MUX interface of Fig. 2 and the Synchronizer of Fig. 3 in accordance with one embodiment of the present invention.

Fig. 5 is a detailed block diagram for one input line of the DEMUX interface of Fig. 3 in accordance with one embodiment of the present invention.

### DETAILED DESCRIPTION

One embodiment of the present invention is a fiber-optic system that uses time-division-multiplexing to multiplex standardized link protocols such as Gigabit Ethernet to higher rates. This is a lower-cost solution over known prior art techniques of multiplexing digital data because it makes optimum use of speed advances in silicon circuits. For example, compared to other trunking approaches like WDM or parallel fiber ribbons, it requires the lowest-cost optical transceivers as well as the least amount of optical fiber.

Further cost reductions can be achieved by integrating the multiplexing functions into the line card of a Gigabit Ethernet switch. That way, the multiple fiber-optic Gigabit Ethernet links can be entirely eliminated and replaced by a single high-speed fiber-optic link. Since the cost scales sublinearly with the line rate at that speed range, this approach realizes substantial cost savings.

TDM multiplexing of standardized link protocols such as Gigabit Ethernet to higher data rates avoids the problems with known multiplexing techniques, without the need to create a new data link protocol at the multiplexed data rate. The multiplexing is transparent to the input and output ports and



uses standardized interfaces. That allows the use of the multiplexer either to aggregate multiple independent Gigabit Ethernet channels, or to make the link appear as a single data link of higher capacity using standardized link aggregation (trunking) protocols. TDM is the least expensive multiplexing technology as long as the multiplexed data rate can be implemented in silicon technology. Currently this is the case up to a line rate of 10 Gb/s, and at higher line rates in the future. This approach therefore leads to economical 10 Gb/s enterprise network implementations far in advance of a creation of a 10 Gb/s LAN standard.

Fig. 1 is a block diagram of a high speed multiplexing system in accordance with one embodiment of the present invention. The system includes a pair of TDM multiplexer/demultiplexer units 10 and 20. Coupled to unit 10 are Gigabit Ethernet input/output ports 12. Input/output ports 12 are each coupled to a Gigabit Ethernet communication link (not shown). The Gigabit Ethernet communication link transports packetized digital data at a serial line rate of 1.25 Gb/s. Each packet is variable length in accordance with the IEEE 802.3 frame format. In addition, the data is 8b/10b coded. Similarly, Gigabit Ethernet input/output ports 14 and corresponding Gigabit Ethernet communication links are coupled to multiplexer/demultiplexer unit 20. A single high-speed

fiber-optic link 16 having a line rate of approximately 10 Gb/s is coupled between units 10 and 20.

In general, multiplexer unit 10 bit multiplexes, on a bit by bit basis, multiple Gigabit Ethernet ports 12 from the same or different Gigabit Ethernet switches onto high-speed fiber-optic link 16 with a line rate on the order of 10 Gb/s. The data is then output from demultiplexer unit 20. The process also works in reverse (i.e., input at multiplexer unit 20, output at demultiplexer unit 10). Interfaces to multiplexer/demultiplexer units 10 and 20 are fully compliant with the Gigabit Ethernet standard, so that multiplexer/demultiplexer units 10 and 20 are transparent to individual Gigabit Ethernet links.

Fig. 2 is a more detailed block diagram of the high speed multiplexing system in accordance with one embodiment of the present invention. As shown in Fig. 2, multiplexer/demultiplexer unit 10, on its multiplexer side, includes a multiplexer ("MUX") interface 30, a MUX 32, and a fiber optic transmitter 34. Users 50-57 are coupled to MUX interface 30 via Gigabit Ethernet fiber links.

As further shown, multiplexer/demultiplexer unit 20, on its demultiplexer ("DEMUX") side, includes a fiber optic receiver 44, a DEMUX 42, and a DEMUX interface 40. Users 60-67 are coupled to DEMUX interface 40 via Gigabit Ethernet fiber links.

In one embodiment, MUX 32 is a standard 8:1 MUX that is commercially available from, for example, OKI Corporation. Similarly, in one embodiment DEMUX 42 is a standard 1:8 DEMUX that is also commercially available from, for example, OKI Corporation.

MUX interface 30 includes logic chips to align bits from the independent Ethernet inputs from users 50-57, and mechanisms to insert and extract characters without affecting the packet content to accommodate differences in the clock of the input signals. DEMUX interface 40 includes a mechanism for clock and data recovery of the received signal.

In another embodiment of the present invention, the multiplexing function of MUX 32 is integrated into the line card of a Gigabit Ethernet switch. Because the switch employs a common clock, no circuitry to accommodate clock skew is required. While this implementation is simpler and cheaper than the aforementioned stand-alone line multiplexer, it also results in a proprietary 10 Gb/s interface which can be a drawback.

However, even in this embodiment, it is possible to design line cards in such a way that the link can be established between equipment of different vendors. In one such implementation, the standard U9 connector to the fiber-optic transceivers can be used as the interface that is common to

equipment of different vendors. For example, the multiplexing

functions can be integrated on a mezzanine card that plugs directly into multiple U9 connectors on the line card.

Another cross-section within the line card that is well defined is the input to the SERDES (Serializer-Deserializer) chip, which has 10 lines at 125 Mb/s each. Yet another option to interface line cards of different vendors with the multiplexer is possible once the Gigabit Media-Independent Interface becomes established in the Gigabit Ethernet standards.

The system of Fig. 2 multiplexes independent bit streams in the time domain. This requires that the input streams (i.e., the Gigabit Ethernet link data packets) are synchronized to one another. Generally, these streams are at nominally the same data rate, but clock frequencies may differ from one another by a small amount that is typically measured in parts per million ("ppm"). For example, a 100 ppm variation between two signals ( $1 \times 10^{-4}$ ) nominally clocked at 1 GHz will result in 100 bits of offset in one millisecond.

Further, when multiplexing is performed in a bit-wise fashion, the output bit streams are indistinguishable as far as the bit-wise demultiplexer is concerned. As a result, the data applied to port 'one' of the multiplexer may be output on any of the demultiplexer output ports. It is generally desirable to cause this bit stream to emerge from port 'one' of the

demultiplexer. In general, it is necessary to know something

about the bit streams to perform this function. In the parlance of the networking community, it is common to segment and reassemble the data streams at either the data link or networking layer of the network hierarchy. Such operations entail additional complexity and it may be desirable to perform such functions at the physical layer of the network to the greatest extent possible.

Fig. 3 illustrates a block diagram of a system in accordance with one embodiment of the present invention that overcomes the previously described problems. Data streams 100 having independent clocks enter a synchronizer 110. Synchronizer 110 is functionally equivalent to MUX interface 30 of Fig. 2. Synchronizer 110 outputs synchronized data streams 112 that have a common clock. Synchronized data streams 112 are multiplexed by a MUX 120, transported on a high speed fiber-optic transport link 124, and then demultiplexed by a DEMUX 122. DEMUX 122 outputs random cyclic scrambled data streams 114. A Stream ID and Reorder module 118 identifies and reorders the data streams in the proper order relative to how they were input at synchronizer 110, and outputs properly ordered data streams 116. The present invention incorporates various methods of implementing the clock synchronization, bit-stream identification, and ordering at the physical layer of the data link.

Signals propagating in communication networks are often specially encoded to provide some advantages to detection and transmission systems. It is also possible to encode data with redundant bits. Such codes are often described as Mb/Nb codes, where  $N > M$  represents the level of redundancy. For example, an 8b/10b code would transform 8 bits of information into 10 symbols, which convey only 8 bits of information. The coding overhead consists of 2 bits out of 8, or 25%. Such codes often are employed in data transmission systems such as Gigabit Ethernet systems.

#### **CLOCK SYNCHRONIZATION**

In one embodiment, the clock synchronization function is implemented by using a fast clock. Specifically, the transport clock in the system is the fastest clock in the system. This eliminates the need to drop bits in the link synchronization function. In this embodiment, it is necessary to add bits. Such addition may be done in such a way that the added bits can be identified at the output of the link and removed after demultiplexing.

In another embodiment, the clock synchronization function is implemented by using packet start and stop identifiers. If the link contains packets of information with gaps in between the packets, the start and end of the packet can be identified and the dropping and adding of bits can be arranged to take

place between the packets and not inside the packets. In this way, packet throughput is not unduly affected.

### **BIT STREAM IDENTIFICATION**

In one embodiment, the bit stream identification function is implemented by inserting distinguishing bit sequences between the packets that can be identified at the output of the demultiplexer in a packet-based link in which packet start and stop are identified. This can be done on all channels, or only on a single channel, since the bit streams will not be scrambled, but merely cyclically permuted between N possible states, where N is the level of demultiplexing.

In another embodiment, the bit stream identification function is implemented by superimposing special identifying information on the otherwise unmodified packets or data bits. This special identifying information can take the form of a RF carrier tone that is added to the data stream and then stripped off with RF filters at the output of the demultiplexer.

In still another embodiment, the bit stream identification function is implemented by employing a training in which only a single line of the link is activated until the appropriate link configuration is achieved.

### **BIT STREAM REORDERING**

In one embodiment, the bit stream reordering function is implemented by causing a current output channel that is

identified to appear on another output channel by routing the channels through a switch with N inputs and N outputs, where N is the number of bit streams.

In another embodiment, the bit stream reordering function is implemented by adjusting the multiplexer operating parameters until the identified channel appears on the desired output port of the demultiplexer. Methods for adjusting the multiplexer include, but are not limited to:

(1) adjusting the phase of the multiplexer clock relative to the individual input data streams;

(2) adjusting the delay of the individual input data streams relative to the multiplexer clock; and

(3) starting and stopping the multiplexer clock until the proper data channel appears at the desired output port.

Fig. 4 is a detailed block diagram for one input line of MUX interface 30 of Fig. 2 and Synchronizer 110 of Fig. 3 in accordance with one embodiment of the present invention. In Fig. 4, an optical transceiver 79 receives the packetized data from its source at 1.25 Gb/S. The data is output to a serializer/deserializer 78 ("SERDES") which is used to deserialize and recover the clock.

A first-in-first-out buffer 70 ("FIFO") is employed to perform synchronization. Two complex programmable logic devices

76 ("CPLD"s) are used to both examine data prior to its entry



into FIFO 70 and to examine data upon its exit from FIFO 70. FIFO 70 runs at two clock frequencies, one for input and one for output. When multiple input channels are fed into multiple FIFOs (not shown in Fig. 4), each input is clocked at the rate of the individual input channel, and then read out of all FIFOs at a common multiplexing clock. The desired synchronization function is therefore achieved between the channels.

To avoid corruption or contamination of data, one CPLD 76 examines data prior to its entry to FIFO 70. If a packet start character is seen, data is allowed to enter FIFO 70. Data continues to enter FIFO 70 until a packet end character is detected. The presence of packet start and end characters must be guaranteed for this scheme to work, but this is not a difficult requirement, as all packet-based data link protocols must provide such characters to the physical layer of the network. If no valid packet is seen, then no information is put into FIFO 70 and it remains empty.

At the output of the FIFO 70, another CPLD 76 will start accepting data several clock cycles after observing the 'not-empty' flag of FIFO 70 become true. Upon the 'empty' flag being asserted, CPLD 76 will stop accepting data from FIFO 70. In between these periods, packet data flows out of FIFO 70 at the synchronized multiplexed clock rate. Outside these periods,

multiplexed rate. These characters are under the control of the link designer, since they can be removed on the receive side of the link. These characters can be used to uniquely identify one or more channels of the multiplexed stream, thereby providing a means to differentiate the streams at the output. Data output from CPLD 76 is sent to another SERDES 72 and is then output to the MUX.

Fig. 5 is a detailed block diagram for one input line of DEMUX interface 40 of Fig. 3 in accordance with one embodiment of the present invention. In Fig. 5, data from the DEMUX is received by a SERDES 80. After that, the same operations of MUX interface 30 described in Fig. 4 are performed in reverse by a FIFO 82, a CPLD 84, a SERDES 86, and an optical transceiver 90. In addition, a Cyclic Switch 88 performs the CPLD functions of searching for the identifying bit-stream characters and using the information to control a cyclic permutation switch that will perform the output stream ordering.

The devices described in Figs. 4 and 5 solve the bit-synchronization and bit-stream identification problems of a multiplexed data link within the physical layer of the data link.

#### **PROPOGATION AND DETECTION OF FIBER FAULTS**

There are at least three possible fiber faults that may occur in the high speed multiplexing system of the present

invention such as the embodiment of Fig. 2. One possible fault is a break in one of the 1.25 Gb/s transmit fibers (e.g., the fiber coupling user 51 to MUX interface 30). Another possible fault is a break in the 10 Gb/s fiber-optic link 16. Finally, another possible fault is a break in one of the 1.25 Gb/s receive fibers (e.g., the fiber coupling DEMUX interface 40 to user 60).

In one embodiment of the present invention, a break in one of the 1.25 Gb/s transmit fibers, leading to the loss of signal, is communicated to the corresponding receiving node by MUX 32. Referring to Fig. 4, in one embodiment the loss of signal is detected by optical transceiver 79 and is transmitted to CPLDs 76 through a signal detection line 75. In response, CPLDs 76 generate a "signal loss" code insert. Such an insert would never have been generated by the 8b/10b encoding of valid data in prior art systems. The generated code inserts are bit-multiplexed and transmitted by MUX 32. The signal loss code insert will be transmitted continuously by 76 as long as the loss of signal is detected by 79. Since there is no data being transmitted, it is possible to continuously transmit the signal code.

On the receive side, referring to Fig. 5, the signal loss code is detected by CPLD 84 and transmitted to optical

transceiver 90 on line 85. The receipt of a signal loss code

forces optical transceiver 90 to respond by, for example, to transmit no light or generate an appropriate code.

In one embodiment of the present invention, a break in the 10 Gb/s fiber-optic link 16 is detected by a photo-detector circuit (not shown) placed before the signal enters DEMUX 42 of Fig. 2. Referring to Fig. 5, the break generates a "deactivate" signal that is transmitted to each and every optical transceiver 90. This causes signal loss on all the 1.25 Gb/s receive links.

In one embodiment of the present invention, a break in one of the 1.25 Gb/s receive fibers is automatically detected by its associated transceiver, causing its PHY chip to detect loss of signal and go into an auto-negotiation stage. MUX 32 does not have to perform any special corrective action for this case.

As described, one embodiment of the present invention is a TDM multiplexer that can multiplex multiple (roughly 8-10) Gigabit Ethernet ports from the same or different Gigabit Ethernet Switches onto a single high-speed fiber-optic link with a line rate on the order of 10 Gb/s. Interfaces to the multiplexer are fully compliant with the Gigabit Ethernet standard, so that the multiplexer is fully transparent to individual Gigabit Ethernet links. Fiber faults are propagated and detected by the TDM multiplexer.

Several embodiments of the present invention are specifically illustrated and/or described herein. However, it

Document #7028535 - 17 - Docket No. 56115534/118128

will be appreciated that modifications and variations of the present invention are covered by the above teachings and within the purview of the appended claims without departing from the spirit and intended scope of the invention.

For example, one or more embodiments have been described in terms of multiplexing Gigabit Ethernet packets. These embodiments make extensive use of the physical layer signaling standards provided in the IEEE 802.3 standard. This implementation enhances the practicality and lowers the cost of the resulting high speed fiber optic link. However, the methods and systems in accordance with the present invention should not be limited to Gigabit Ethernet packets, or to any other known or future data communication standards.

**WHAT IS CLAIMED IS:**

1        1. A data transmission system comprising:

2        a first plurality of Gigabit Ethernet input/output ports,  
3 each port adapted to be coupled to a first Gigabit Ethernet link  
4 carrying data packets;

5        a multiplexer interface coupled to said first input/output  
6 ports;

7        a multiplexer coupled to said multiplexer interface, said  
8 data packets;

9        a transmitter coupled to said multiplexer; and

10       an optical link coupled to said transmitter;

11       wherein said multiplexer interface comprises a first  
12 optical transceiver adapted to detect a first loss of signal in  
13 said first Gigabit Ethernet links and generate a signal loss  
14 code insert; and

15       wherein said multiplexer is adapted to multiplex said  
16 signal loss code insert with said data packets.

1       2. The system of claim 1, further comprising:

2       a receiver coupled to said optical link;

3       a demultiplexer coupled to said receiver; and

4       a demultiplexer interface coupled to said demultiplexer,

5 wherein said demultiplexer comprises a plurality of second

6 optical transceivers that are each adapted to be coupled to a  
7 plurality of second Gigabit Ethernet links;  
8 wherein said demultiplexer interface is adapted to receive  
9 said signal loss code insert and in response, prevent at least  
10 one of said second optical transceivers from transmitting light.

1 3. The system of claim 2, further comprising a photo-  
2 detector circuit coupled to said demultiplexer;  
3 wherein said photo-detector circuit is adapted to detect a  
4 second loss of signal in said optical link and in response,  
5 generate a deactivate signal and transmit the deactivate signal  
6 to said second optical transceivers.

1 4. The system of claim 2, wherein said second optical  
2 transceivers comprise a PHY chip, and wherein said PHY chip is  
3 adapted to detect a third loss of signal in one of said second  
4 Gigabit Ethernet links and go into an auto-negotiation stage.

1 5. The system of claim 1, wherein said signal loss code  
2 insert is bit multiplexed with said data packets.

1 6. The system of claim 1, wherein said multiplexer is  
2 adapted to multiplex on a bit by bit basis.

3           7.    A method of detecting fiber faults in a data  
4 transmission system, said method comprising:  
5           receiving a plurality of data packets carried on a  
6 plurality of first Gigabit Ethernet links at a first plurality  
7 of Gigabit Ethernet input/output ports;  
8           multiplexing, said data packets onto an optical link;  
9           detecting a first loss of signal in said first Gigabit  
10 Ethernet links and generating a signal loss code insert; and  
11           multiplexing said signal loss code insert with said data  
12 packets.

1           8.    The method of claim 6, said optical link coupled to a  
2 demultiplexer, said demultiplexer comprising a plurality of  
3 second optical transceivers that are each adapted to be coupled  
4 to a plurality of second Gigabit Ethernet links, said method  
5 further comprising:  
6           receiving said signal loss code insert; and  
7           preventing at least one of said second optical transceivers  
8 from transmitting light in response to said signal loss code  
9 insert.

1           9.    The method of claim 7, wherein a photo-detector circuit  
2 is coupled to said demultiplexer, said method further  
3 comprising:



4 detecting a second loss of signal in said optical link;  
5 generating a deactivate signal in response to said second  
6 loss of signal; and  
7 transmitting the deactivate signal to said second optical  
8 transceivers.

1 10. The method of claim 7, wherein said second optical  
2 transceivers comprise a PHY chip, said method further comprising  
3 detecting a third loss of signal in one of said second  
4 Gigabit Ethernet links; and  
5 entering into an auto-negotiation stage.

11. The method of claim 6, further comprising:  
bit multiplexing said signal loss code insert with said  
data packets.

10 12. The method of claim 6, wherein the multiplexing is  
accomplished on a bit by bit basis.

ABSTRACT OF THE DISCLOSURE

A data transmission system that detects fiber faults receives a plurality of data packets carried on a plurality of Gigabit Ethernet links at a plurality of Gigabit Ethernet  
5 input/output ports. The system then multiplexes, on a bit by bit basis, the data packets onto an optical link. When the system detects a loss of signal in one of the Gigabit Ethernet links, a signal loss code insert is generated. The system then multiplexes the signal loss code insert with the data packets.




Fig. 1






Fig. 3




Fig. 4




Fig. 5

IN THE UNITED STATES  
PATENT AND TRADEMARK OFFICE

**Declaration and Power of Attorney**

As a below named inventor, We hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

We believe that we are the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled **PROPAGATION AND DETECTION OF FAULTS IN A MULTIPLEXED COMMUNICATION SYSTEM**, the specification of which is filed herewith.

We hereby state that we have reviewed and understand the contents of the above-identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

We acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

We hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

- None -

We hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, 1 acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

U.S. Serial No.: 60/124,293 Filed: March 12, 1999

We hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Express Mail No.  
EJ455634485US  
Date of Deposit: 02/11/00



We hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

|                         |                    |
|-------------------------|--------------------|
| Lester H. Birnbaum      | (Reg. No. 25830)   |
| Richard J. Botos        | (Reg. No. 32016)   |
| Jeffery J. Brosemer     | (Reg. No. 36096)   |
| Kenneth M. Brown        | (Reg. No. 37590)   |
| Donald P. Dinella       | (Reg. No. 39961)   |
| Guy Eriksen             | (Reg. No. P-41736) |
| Martin I. Finston       | (Reg. No. 31613)   |
| James H. Fox            | (Reg. No. 29379)   |
| William S. Francos      | (Reg. No. 38456)   |
| Barry H. Freedman       | (Reg. No. 26166)   |
| Julio A. Garceran       | (Reg. No. 37138)   |
| Mony R. Ghose           | (Reg. No. 38159)   |
| Jimmy Goo               | (Reg. No. 36528)   |
| Anthony Grillo          | (Reg. No. 36535)   |
| Stephen M. Gurey        | (Reg. No. 27336)   |
| John M. Harman          | (Reg. No. 38173)   |
| John W. Hayes           | (Reg. No. 33900)   |
| Mark A. Kurisko         | (Reg. No. 38944)   |
| Irena Lager             | (Reg. No. 39260)   |
| Christopher N. Malvone  | (Reg. No. 34866)   |
| Scott W. McLellan       | (Reg. No. 30776)   |
| Martin G. Meder         | (Reg. No. 34674)   |
| Geraldine Monteleone    | (Reg. No. 40097)   |
| John C. Moran           | (Reg. No. 30782)   |
| Michael A. Morra        | (Reg. No. 28975)   |
| Gregory J. Murgia       | (Reg. No. 41209)   |
| Claude R. Narcisse      | (Reg. No. 38979)   |
| Joseph J. Opalach       | (Reg. No. 36229)   |
| Neil R. Ormos           | (Reg. No. 35309)   |
| Eugen E. Pacher         | (Reg. No. 29964)   |
| Jack R. Penrod          | (Reg. No. 31864)   |
| Daniel J. Piotrowski    | (Reg. No. P-42079) |
| Gregory C. Ranieri      | (Reg. No. 29695)   |
| Scott J. Rittman        | (Reg. No. 39010)   |
| Eugene J. Rosenthal     | (Reg. No. 36658)   |
| Bruce S. Schneider      | (Reg. No. 27949)   |
| Ronald D. Slusky        | (Reg. No. 26585)   |
| David L. Smith          | (Reg. No. 30592)   |
| Patricia A. Verlangieri | (Reg. No. P-42201) |
| John P. Veschi          | (Reg. No. 39058)   |
| David Volejnicek        | (Reg. No. 29355)   |
| Charles L. Warren       | (Reg. No. 27407)   |
| Eli Weiss               | (Reg. No. 17765)   |

We hereby appoint the attorneys listed on ATTACHMENT A as associate attorneys in the aforementioned application, with full power solely to prosecute said application, to make alterations and amendments therein, to receive the patent and to transact all business in the Patent and Trademark Office connected with the prosecution of said application. No other powers are granted to such associate attorneys and such associate attorneys are specifically denied any power of substitution or revocation.

Full name of first inventor: **Dhritiman Banerjee**

Inventor's signature: Dhritiman Banerjee Date: 02/08/, 2000

Residence: Lakewood, New Jersey

Citizenship: India

Post Office Address: Lucent Technologies, Inc.  
4B-427  
101 Crawfords Corner Rd.  
Holmdel, New Jersey 07733-3030

Full name of second inventor: **Giorgio Giaretta**

Inventor's signature: 

Date: Feb 8~~th~~, 2000

Residence: Westfield, New Jersey

Citizenship: Italy

Post Office Address: Lucent Technologies, Inc.  
4B-415  
101 Crawfords Corner Rd.  
Holmdel, NJ 07733-3030

Full name of second inventor: **Anthony Lodovico Lentine**

Inventor's signature: Anthony Lodovico Lentine Date: 2/8/, 2000

Residence: ~~St. Charles, Illinois~~ Holmdel NJ

Citizenship: United States

Post Office Address: Lucent Technologies, Inc.  
4B-421  
101 Crawfords Corner Road  
Holmdel, NJ 07733-3030

Full name of second inventor: **Ted Kirk Woodward**

Inventor's signature: \_\_\_\_\_

Date: Feb 8, 2000

Residence: Holmdel, New Jersey

Citizenship: United States

Post Office Address: Lucent Technologies, Inc.  
4B-525  
101 Crawfords Corner Road  
Holmdel, NJ 07733-3030

**ATTACHMENT A**

|                  |                  |
|------------------|------------------|
| Victor DeVito    | (Reg. No. 36325) |
| James D. Jacobs  | (Reg. No. 24299) |
| Harry Ahn        | (Reg. No. 40243) |
| Eunhee Park      | (Reg. No. 42976) |
| Frank M. Gasparo | (Reg. No. 44700) |

Telephone calls should be made to BAKER & McKENZIE at:

Telephone No.: 212-751-5700

Fax No.: 212-759-9133

Please address all correspondence to:

BAKER & McKENZIE  
805 Third Avenue  
New York, N.Y. 10022